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By developing a two-dimensional (2D) full quantum simulation, the attributes of carbon nanotube field-effect transistors
(CNTFETs) in different temperatures have been comprehensively investigated. Simulations have been performed by employing
the self-consistent solution of 2D Poisson-Schro¨dinger equations within the nonequilibrium Green’s function (NEGF) formalism.
Principal characteristics of CNTFETs such as current capability, drain conductance, transconductance, and subthreshold swing
(SS) have been investigated. Simulation results present that as temperature raises from 250 to 500K, the drain conductance and
on-current of the CNTFET improved; meanwhile the on-/off-current ratio deteriorated due to faster growth in off-current. Also
the effects of temperature on short channel effects (SCEs) such as drain-induced barrier lowering (DIBL) and threshold voltage
roll-off have been studied. Results show that the subthreshold swing and DIBL parameters are almost linearly correlated, so the
degradation of these parameters has the same origin and can be perfectly influenced by the temperature.
1. Introduction
Among many materials that have been proposed to sup-
plement and, in the long run, possibly succeed silicon as
a basis for nanoelectronics, carbon nanotubes (CNTs) have
attracted the most attention due to their extraordinary
electronic and optical properties [1–3]. In addition to the
efforts to develop new electronic devices, direct bandgap
one-dimensional (1D) nanostructures are attracting atten-
tion because of the desire to base both electronic and opto-
electronic technologies on the same material [1]. Among
the different 1-D materials, single-walled CNTs [2] have
desirable and distinctive device properties. In particular,
electronic transport properties of single-wall CNTs have
attracted considerable experimental and theoretical interest
[4–10]. For example, CNT field effect transistors (CNTFETs)
have generated considerable interest in the past few years
because of their quasi-ideal electronic properties and have
recently reached a high level of performance [11–14].
Transistor devices made of semiconductor single-wall CNT
[2] can be considered as simple silicon MOS field-effect
transistors with the silicon material replaced by the carbon
nanotube structures. These devices are one of the current
leading technologies to replace MOSFETs [15–17].
The MOSFET device characteristics and circuit behav-
ior that changes with the variation in temperature were
reported in many papers [18–23]. It is expected that the
temperature plays key role in the CNTFET performance
and characteristics. Hence, the CNTFET performance has
to be predicted in different temperatures. According to
the best of our knowledge, no comprehensive investigation
on CNTFET device has been reported that includes the
effects of change in temperature. Therefore, in this paper
by varying temperature the attributes of these devices have
been investigated. These attributes of CNTFETs in different
temperatures have been investigated using two-dimensional
(2D) quantum simulation. The simulations have been done
by the self-consistent solution of 2D Poisson Schro¨dinger
formalism [24]. The effects of varying temperature are
investigated in terms of on-current, leakage off-current, on-
/off-current ratio, transconductance characteristics, drain
conductance, subthreshold swing (SS), threshold voltage
roll-off, and drain-induced barrier lowering (DIBL).
2. CNTFET Structure and Simulation Method
A schematic cross-sectional view of the simulated cylindrical
CNTFET is shown in Figure 1. The device has a zigzag
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Figure 1: Schematic cross-sectional view of a coaxial carbon
nanotube field-effect transistor (CNTFET) with cylindrical gate.
(13, 0) CNT structure with approximately 0.5 nm radius
which is embedded in cylindrical gate insulator of HfO2
with the thickness and dielectric constant (k) of 2 nm and
16, respectively [24]. The length and doping concentration
of source and drain regions are 20 nm and 109 nm−1,
respectively. The channel is intrinsic and its length is 20 nm.
There is no overlap between source (drain) and gate regions.
In order to simulate the device characteristics, a nonequi-
librium Green’s function (NEGF) formalism has been used
and the Schro¨dinger and Poisson equations have self-
consistently been solved. The band structure of CNT has
been calculated by the tight-binding method. The NEGF
method provides a sound approach for the simulation of
the nanoscale system out of equilibrium. Poisson equation
simulates gate control on channel and transport equation
simulates charge transfer between source and drain. The
Poisson equation is solved to obtain the electrostatic poten-
tial in the nanotube channel. By solving the Schro¨dinger
equation within the NEGF method, the density of states and
the charge of the surface of the CNT can be obtained. By
using the calculated charge and solving the Poisson equation
the new electrostatic potential is developed. The iteration
between Poisson and Schro¨dinger equations continues until
the self-consistency is achieved.
Because of symmetric properties, it is convenient to solve
Poisson’s equations in cylindrical coordinates. Since the
potential and charge are invariant around the nanotube,
the Poisson equation is essentially a 2D problem along the
tube (z-direction) and the radial direction (r-direction) as
Poisson equation is written as [25, 26]
∂2uj(r, z)
∂r2
+
1
r
∂uj(r, z)
∂r
+
∂2uj(r, z)
∂z
= −q
ε
ρ(r, z), (1)
where uj(r, z) is the electrostatic potential, ε is the dielectric
constant, and ρ(r, zj) is the net charge density distribution
which includes the dopant density as well. The net charge
distribution ρ(r, zj) is given by
ρ
(
r = rCNT, zj
)
= p
(
zj
)
− n
(
zj
)
+ND
+ − NA−,
ρ(r /= rCNT, z) = 0,
(2)
where rCNT is CNT radius, ND
+ and NA
− are the ionized
donor and acceptor concentrations, respectively. Then the
computed electrostatic potential is used as input for the
Schro¨dinger equation that is solved by using NEGF for-
malism. The retarded Green’s function is computed by the
following equation [5]:
Gq(E) =
⎡
⎣(E + iη+)I −H −
∑
S
−
∑
D
⎤
⎦
−1
, (3)
where
∑
S and
∑
D are the self-energies of the source and
drain respectively, η+ is an infinitesimal positive value, E is
the energy, I is the identity matrix, andH is the Hamiltonian
of the CNT. The device Hamiltonian used in this paper
is based on the atomistic nearest neighbor pz-orbital tight
binding approximation [27]. The cylindrical geometry of
the device ensures symmetry in the angular direction, thus
drastically simplifying the mode-space treatment of electron
transport [28]. For an (n, 0) zigzag CNT with quantum
number q, the Hamiltonian matrix for the subband is given
by.
H =
⎡
⎢⎢⎢⎢⎢⎢⎣
U1 b2q
b2q U2 t 0
t U3 b2q
...
b2q UN
⎤
⎥⎥⎥⎥⎥⎥⎦
N×N
(4)
in which b2q = 2t cos(πq/n), t = 3 ev is the nearest
neighbor hoping parameter, and N is the total number of
carbon rings along the device. Here, the diagonal element Uj
corresponds to the on-site electrostatic potential along the
tube surface obtained by solving the Poisson equation.
It is considered that a self-energy for semi-infinite leads
as boundary conditions, and hence in these conditions, the
CNT is connected to infinitely long CNTs at its ends. The
source self-energy function (
∑
S) has all its entries zero except
for the (1,1) element [28]:
∑
S
(1, 1) = (E −U1)
2 + t2 + b22q
2(E −U1)
±
√[
(E −U1)2 + t2 + b22q
]2 − 4(E −U1)2t2
2(E −U1) .
(5)
Similarly,
∑
D has only its (N ,N) element nonzero, and it
is given by an equation similar to above equation with U1
replaced by UN . After solving the Poisson equation and
obtaining the electrostatic potential in the nanotube channel,
this potential is used as input of transport equation. Self-
consistency is achieved by iteration between Poisson and
transport equation. The current is calculated by
I = 2q
h
∫
T(E)[F(E − EFS)− F(E − EFD)]dE. (6)
This equation is Landaur-Buttiker formula. In this formula
T(E) is transmission coefficient, EFS and EFD are source and
drain Fermi level, respectively, q is the electron charge, and
h is Planck constant. T(E) is calculated from the following
equation:
T(E) = trace(ΓsGΓDG+), (7)
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where G is Green’s function, ΓS(D) is the energy level broad-
ening due to source (drain) contact and is calculated from
below equation:
ΓS(D) = i
⎛
⎝∑
S(D)
−
+∑
S(D)
⎞
⎠ (8)
In this paper the results are obtained from this simulation
method.
3. Results and Discussion
In order to demonstrate the accuracy of quantum model,
a CNTFET with the same configuration as that fabri-
cated in [7] has been implemented. Figure 2 illustrates the
simulated ID-VGS characteristic of the simulated CNTFET
(line) and compares it with the experimental result (stars)
in [7]. Even though the experimental data are usually
highly affected by parasitic resistance, which is difficult to
correctly model in the absence of enough information about
experimental structure, the comparison presents that the
simulation results are in reasonable agreement with the
existing experimental data. The operational temperature of
the transistor usually differs from room temperature due
to current drive and device resistances. To investigate the
influence of temperature on the attributes of CNTFETs, the
temperature has been changed in the conventional operating
interval from 250 to 500K. The output characteristic of the
predefined structure at border temperatures of the interval
is illustrated in Figure 3. It can be seen from the figure that
at low gate source voltages, for higher temperature (500K),
the drain current is higher. In spite of this, by increasing the
gate source voltage, at low drain source voltages, for higher
temperature (500K) the drain current is less than lower
temperature (250K). In the saturation region by increasing
the gate source voltage the drain current difference between
high and low temperature reduces. It is evident from the
figure that the drain current in the saturation region and
VGS = 0.8 for 250K and 500K are approximately equal.
Figure 4(a) shows on-state current versus temperature at
VGS = 0.8V and VDS = 0.8V. The on-state current increases
when temperature increases. The slope of this increase is
approximately constant. Also, the temperature variation of
off-current is illustrated in Figure 4(b) at VGS = 0V and
VDS = 0.8V bias conditions. It is observed from the figure
that the off-current in T = 500K is 150 times higher than
T = 250K. Therefore, in spite of the on-current increase, the
device reliability declines due to large rise in leakage current.
Figure 5(a) shows the transconductance characteristics of
the CNTFET with the gate length of 20 nm for two different
temperatures at VDS = 50mV and VDS = 0.8V. Although
the on-state current increases when the temperature is
increased from 250 to 500K, the off-state leakage current
grows considerably faster than that of the on-state current
which confirms the previous results. Drain conductance (gd)
depends on the drain current in on-state. So, increase in
on-current results in increase in drain conductance. The
dependence of drain conductance on temperature at VGS =
0.8V and VDS = 0.8V is shown in Figure 5(b). It is evident
Experimental (7)
Simulation
Figure 2: Comparison of the simulated ID-VGS characteristic with
that measured experimentally in [7] at VDS = 0.5V.
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Figure 3: Comparison of the output characteristics (ID-VDS) of the
CNTFET in 250 and 500K for different gate biases.
from the figure that the drain conductance raises as the
temperature increases by a factor of 2 from 250 to 500K.
Figure 6(a) illustrates the off-state leakage current versus
saturation current (Ioff–Ion) of CNTFETwhen temperature is
varied from 250 to 500K. The saturation current (Ion) is the
drain current atVGS = 0.8V andVDS = 0.8V and the leakage
current (Ioff ) is the drain current at VGS = 0V and VDS = 0.8
V. It can be seen that the current capability of CNTFET
degrades as the temperature is increased. Figure 6(b) shows
the simulated on-/off-current ratio (Ion/Ioff ) of CNTFET for
different temperatures. The on-/off-current ratio of CNTFET
is significantly reduced in higher temperatures. By increasing
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Figure 4: (a) On-state current versus temperature at VGS = 0.8V
and VDS = 0.8V. (b) off-state current versus temperature at VGS =
0V and VDS = 0.8V.
the temperature the on-/off-current ratio decreases. It is
apparent from the figure that the Ion/Ioff ratio of 1.1 ×
105 at 250K reduces to 650.4 at 500K which shows the
undesirable effects of increasing temperature in the current
drive of the device. This ratio for T = 500K is 169 times
lower than T = 250K. This decrease is apparent and more
noticeable between 250 and 310K. After 310K the reduction
slope decreases and after 410K the on-/off-current ratio is
approximately constant. The results imply that increasing
the temperature declines the gate control on channel, and
therefore the current capability. It can be concluded from
Figures 6(a) and 6(b) that the increment in temperature not
only increases the on-state current but also leads to a higher
off-state leakage current.
The threshold voltage (Vth) is one of the most impor-
tant parameters of the nanoscale devices. The variations
in leakage and on-state currents by temperature indicate
that the device threshold voltage changes by temperature.
Therefore, it is necessary to investigate the influence of
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Figure 5: Variation of (a) transconductance (gm) and (b) drain
conductance (gd) at VDS = 0.8V and VGS = 0.8V as a function
of temperature.
temperature variation on the threshold voltage characteristic
of CNTFETs. Figure 7 shows the threshold voltage variation
of the CNTFET structure as a function of the temperature. It
can be seen that by varying the temperature, the device shows
an approximately large Vth variation which is undesirable for
reliable CMOS applications.
It can be clearly observed that the slope of Vth variation
increases when the temperature increases from 250 to 500K.
The CNTFET structure exhibits lower threshold voltage roll-
off at lower temperatures. This is more noticeable that for
temperatures higher than 310K the reduction slope increases
with an approximately flat slope. This indicates that the
roll-off of the threshold voltage is more severe for higher
temperatures due to the short channel effects.
The subthreshold swing is a key parameter for transistor
miniaturization. A small subthreshold swing is required
to provide an adequate value of the on-/off-current ratio.
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Figure 6: Temperature dependency of the (a) Ioff -Ion and (b) Ion/Ioff characteristics at VDS = 0.8V.
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Figure 7: Threshold voltage variation characteristics as a function
of temperature.
Also, it is desired for low threshold voltage and low power
operation FETs that scaled down to small sizes. The variation
in subthreshold swing versus temperature for the CNTFET
with 20 nm gate length is shown in Figure 8. It can be
seen that the subthreshold swing increases with the increase
in temperature. Approximately, the subthreshold swing
increases by 4.35mV in each temperature decade at VGS =
0.25V and VDS = 0.8V bias conditions.
As the channel length enters into the nanometer regime,
many undesirable quantum and short-channel effects (SCEs)
such as the threshold voltage roll-off and the DIBL become
more apparent. These harmful effects cause deviation from
the ideal performance of the CNTFETs. The DIBL effect is an
electrostatic effect that can change the channel from a state
of pinch-off to conduction and result in a substantial leakage
current. It also shifts the threshold voltage and renders the
gate ineffective in controlling the channel. Consequently, the
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Figure 8: Subthreshold swing as a function of temperature.
DIBL effect degrades the device performance which should
be avoided in device and circuit design. As can be seen from
Figure 9 by increasing temperature the undesirable DIBL
effect significantly increases. It should be noted that the DIBL
effect occurs when the barrier height for channel carriers
at the edge of the source reduces due to the influence of
drain electric field, upon application of a high drain voltage.
Similar mechanism can take place when the temperature
increases. Therefore the energy of carriers increases and a
large number of carriers injected into the channel, leading to
an increased drain off-current. The relationship between the
subthreshold swing and DIBL parameters of CNTFET from
250K to 500K is presented in Figure 10. It is interesting to
notice that the subthreshold swing and DIBL parameters are
almost linearly correlated, confirming that the degradation
of these parameters has the same origin and can be perfectly
influenced by the temperature.
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4. Conclusions
In this paper the attributes of carbon nanotube field-effect
transistors (CNTFETs) by varying the temperature have
been comprehensively investigated by developing a two-
dimensional (2D) quantum simulation. By employing the
nonequilibrium Green’s function (NEGF) formalism and
solving the Schro¨dinger and Poisson equations self-con-
sistently, the influence of varying temperature on CNTFET
performance in terms of on-current, off-current, on-/off-
current ratio, transconductance, drain conductance charac-
teristics, drain-induced barrier lowering (DIBL), threshold
voltage, and subthreshold swing have been explained. The
results show that the increase in temperature results in higher
subthreshold swing and lower on-/off-current ratio. It is
interesting to notice that the subthreshold swing and DIBL
parameters are almost linearly correlated, confirming that
the degradation of these parameters has the same origin
and can be perfectly influenced by the temperature. These
achievements can be effectively used for design considera-
tions in these devices.
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